

第8章

VHDL设计深入

8.1.1 常数

CONSTANT 常数名:数据类型:= 表达式;

CONSTANT FBT: STD_LOGIC_VECTOR:= "010110"; --定义常数为标准位矢类型CONSTANT DATAIN: INTEGER:= 15; --定义常数为整数类型15

8.1.2 变量

```
VARIABLE 变量名 : 数据类型 := 初始值 ;
```

```
VARIABLE a : INTEGER RANGE 0 TO 15 ; --变量a定义为整数,取值范围是0~15 VARIABLE d : STD_LOGIC := '1'; --变量d定义为标准逻辑位数据类型,初始值是1
```

目标变量名:=表达式;

```
VARIABLE x, y : INTEGER RANGE 15 DOWNTO 0; --分别定义变量 x 和 y 为整数类型
VARIABLE a, b : STD_LOGIC_VECTOR(7 DOWNTO 0) ;
x := 11 ; --整数直接赋值
y := 2 + x ; --运算表达式赋值, y 也是整数变量
a := b; --b向a赋值
a(5 DOWNTO 0) := b(7 DOWNTO 2) ; --位矢量类型赋值
```

```
8.1.3 信号
```

```
SIGNAL 信号名: 数据类型:= 初始值; z <= c - a; y <= b; 目标信号名 <= 表达式 AFTER 时间量; -- AFTER是关键词 END \ PROCESS; 赋值目标 <= v_0, v_1 AFTER T_1, v_2 AFTER T_2,..., v_n AFTER T_n reset<= '1', '0' after reset_period;
```

PROCESS (a, b, c) BEGIN

表 8-1 信号与变量赋值语句功能的比较

比较对象	信号 SIGNAL	变量 VARIABLE
基本用法	用于作为电路中的信号连线	用于作为进程中局部数据存储单元
适用范围	在整个结构体内的任何地方都能适用	只能在所定义的进程中使用
行为特性	在进程的最后才对信号赋值,有延时	立即赋值,无延时
与Verilog对比	信号赋值类似于非阻塞式赋值	变量赋值类似于阻塞式赋值

```
【例 8-1】
                                       【例 8-2】
                                       ... -- 以上部分与例 3-6 相同
... -- 以上部分与例 3-6 相同
                                       ARCHITECTURE bhv OF DFF2 IS
ARCHITECTURE bhv OF DFF1 IS
                                          SIGNAL Q1 : STD LOGIC ;
 BEGIN
                                       BEGIN
 PROCESS (CLK)
   VARIABLE Q1 : STD LOGIC ;
                                        PROCESS (CLK)
                                        BEGIN
 BEGIN
                                          IF CLK'EVENT AND CLK='1'
   IF CLK'EVENT AND CLK='1'
                                              THEN Q1 \ll D; END IF;
      THEN Q1 := D; END IF;
                                         END PROCESS ;
   Q \ll Q1;
                                             Q \ll Q1;
 END PROCESS ;
                                       END ;
END ;
```

```
【例 8-3】
                                         【例 8-4】
                                        ... -- 以上部分与例 3-6 相同
... -- 以上部分与例 3-6 相同
                                        ARCHITECTURE bhv OF DFF1 IS
ARCHITECTURE bhy OF DFF1 IS
SIGNAL A,B : STD LOGIC ;
                                        BEGIN
                                        PROCESS (CLK)
BEGIN
                                        VARIABLE A, B : STD LOGIC;
PROCESS (CLK) BEGIN
IF CLK'EVENT AND CLK='1' THEN
                                        BEGIN
                                        IF CLK'EVENT AND CLK='1' THEN
A \leftarrow D;
                                        A := D :
B \leq A :
                                         B := A ;
Q \ll B;
                                         ○ <= B ;</p>
END IF;
END PROCESS ;
                                        END IF:
                                        END PROCESS ;
END ;
                                        END ;
```




图 8-1 例 8-3 的 RTL 电路图




图 8-2 D触发器电路

8.1.4 进程中的信号赋值与变量赋值

【例 8-5】

```
PROCESS(in1, in2, . . .)

--此进程在 5ns+δ时刻被启动
VARIABLE c1, . . . : STD_LOGIC_VECTOR(3 DOWNTO 0);

BEGIN

e1 <= "1010";

c1 := "0011";

-- 第 10 行

...

END PROCESS;

--在5ns+2δ时刻结束进程
```

```
Q1 <= B;
B := A;
A := D1;
```

【例 8-6】

```
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
ENTITY mux4 IS
PORT (i0, i1, i2, i3, a, b : IN STD LOGIC; q : OUT STD LOGIC);
END mux4:
ARCHITECTURE body mux4 OF mux4 IS
signal muxval : integer range 7 downto 0;
BEGIN
process(i0, i1, i2, i3, a, b) begin
  muxval <= 0;
if (a = '1') then muxval <= muxval + 1; end if;
if (b = '1') then muxval <= muxval + 2; end if;
case muxval is
    when 0 \Rightarrow q \leq i0;
    when 1 => q <= i1;
    when 2 \Rightarrow q <= i2;
                                          l-a
    when 3 => q <= i3;
                                          i0
    when others => null:
                                          i1
                                          i2
end case;
                                          i3
end process;
END body mux4;
                                                图8-3 程序例8-6的错误工作时序
```

【例 8-7】

```
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
ENTITY mux4 IS
PORT (i0, i1, i2, i3, a, b : IN STD_LOGIC; q : OUT STD_LOGIC);
END mux4:
ARCHITECTURE body mux4 OF mux4 IS
BEGIN
process(i0,i1,i2,i3,a,b)
variable muxval : integer range 7 downto 0;
begin
                    muxval := 0;
if (a = '1') then muxval := muxval + 1; end if;
if (b = '1') then muxval := muxval + 2; end if;
case muxval is
    when 0 \Rightarrow q \ll i0;
    when 1 \Rightarrow q \ll i1;
    when 2 \Rightarrow q <= i2;
                                        i0
    when 3 => q <= i3;
                                        i1
                                        i2
    when others => null;
                                        i3
end case;
                                               图84 程序例8-7的正确工作时序
end process;
END body mux4;
```

enable

8.2.1 三态门设计

```
【例 8-8】
                                                                     [7:0] dataout[7:0]
LIBRARY IEEE;
                                                    图 8-5 8 位三添控制门电路
USE IEEE.STD LOGIC 1164.ALL;
ENTITY tri s IS
 port (enable : IN STD LOGIC;
       datain : IN STD LOGIC VECTOR (7 DOWNTO 0);
       dataout : OUT STD LOGIC VECTOR(7 DOWNTO 0) );
END tris;
ARCHITECTURE bhv OF tri s IS
BEGIN
PROCESS (enable, datain)
                           BEGIN
  IF enable='1' THEN dataout <= datain ;</pre>
    ELSE dataout <="ZZZZZZZZ"; END IF;
END PROCESS:
END bhv;
```

lat

8.2.2 双向端口的设计方法

【例 8-9】

```
D[7:0] Q[7:0]
                                                           x_1[7:0]
library ieee;
                                                 q[7:0]
use ieee.std logic 1164.all;
                                              图 8-6 例 8-9 的综合结果
entity tri state is
port (control : in std logic;
    in1: in std logic vector(7 downto 0);
     q : inout std logic vector(7 downto 0);
     x : out std logic vector(7 downto 0) );
end tri state;
architecture body tri of tri state is
begin
process (control, q, in1) begin
end process;
end body tri;
```

8.2.2 双向端口的设计方法

【例 8-10】




图 8-7 例 8-10 的综合结果

8.2.3 三态总线电路设计

END multiple drivers;

```
un7 enable
【例 8-11】
                                             input0[7:0]
 LIBRARY IEEE;
                                                    图 8-8 例 8-11 错误的综合结果
 USE IEEE.STD LOGIC 1164.ALL;
 ENTITY tristate2 IS
     port ( input3, input2, input1, input0 :
               IN STD LOGIC VECTOR (7 DOWNTO 0);
     enable : IN STD LOGIC VECTOR(1 DOWNTO 0);
     output : OUT STD LOGIC VECTOR (7 DOWNTO 0) );
 END tristate2 :
 ARCHITECTURE multiple drivers OF tristate2 IS
 BEGIN
   PROCESS (enable, input3, input2, input1, input0)
                                                         BEGIN
        IF enable = "00" THEN output <= input3 ;</pre>
          ELSE output <= (OTHERS => 'Z'); END IF ;
        IF enable = "01" THEN output <= input2 ;</pre>
          ELSE output <= (OTHERS => "Z"); END IF;
        IF enable = "10" THEN output <= input1 ;</pre>
          ELSE output <= (OTHERS => 'Z'); END IF ;
        IF enable = "11" THEN output <= input0 ;</pre>
          ELSE output <= (OTHERS => 'Z'); END IF ;
 END PROCESS:
```

[7:0] [7:0] output[7:0]

output_1[7:0]

8.2.3 三态总线电路设计

【例 8-12】

```
library ieee;
 use ieee.std logic 1164.all;
 entity tri2 is
 port (ctl : in std logic vector(1 downto 0);
        datain1, datain2, datain3, datain4:
             in std logic vector(7 downto 0);
        q : out std logic vector(7 downto 0) );
 end tri2:
 architecture body tri of tri2 is
 begin
  q <= datain1 when ctl="00" else (others =>'Z') ;
  q <= datain2 when ctl="01" else (others =>'Z') ;
  q <= datain3 when ctl="10" else (others =>'Z');
  q <= datain4
                when ctl="11" else (others =>'Z');
end body tri;
```

8.3 顺序语句归纳

8.3.1 进程语句格式

```
[进程标号:] PROCESS [ ( 敏感信号参数表 ) ] [IS] [进程说明部分]

BEGIN

顺序描述语句
END PROCESS [进程标号];
```

8.3 顺序语句归纳

- 8.3.2 进程结构组成
- 8.3.3 进程要点
 - 1. PROCESS为一无限循环语句
 - 2. 进程中的顺序语句具有明显的顺序和并行双重性
 - 3. 信号可以是多个进程间的通信线
 - 4. 一个进程中只允许描述对应于一个时钟信号的同步时序逻辑

8.4 并行赋值语句讨论

```
data1 <= a AND b :
      data2 <= c :
【例 8-13】
 SIGNAL seject: INTEGER RANGE 15 DOWNTO 0;
 Select <= 0 WHEN s0='0' AND s1='0' ELSE
           1 WHEN s0='1' AND s1='0' ELSE
           2 WHEN s0='0' AND s1='1' ELSE
      x <= a WHEN select=0 ELSE
           b WHEN select=1 ELSE
           c WHEN select=2 ELSE
           d ;
```

8.5 IF语句概述

```
IF 条件句 Then --类型(2)
IF 条件句 Then --类型(1)
                                 顺序语句
   顺序语句
                                 ELSE
                                 顺序语句
END IF ;
                              END IF ;
                              IF 条件句 Then --类型 (4)
IF 条件句 Then --类型(3)
                                 顺序语句
  IF 条件句 Then
                                 ELSIF 条件句 Then
                                 顺序语句
   . . .
   END IF
END IF
                                 ELSE
                                 顺序语句
                              END IF
```

8.5 IF语句概述

【例 8-14】

```
LIBRARY IEEE;
 USE IEEE.STD LOGIC 1164.ALL;
 ENTITY coder IS
   PORT ( din : IN STD LOGIC VECTOR(0 TO 7);
          output : OUT STD LOGIC VECTOR(0 TO 2) );
 END coder;
 ARCHITECTURE behav OF coder IS
  BEGIN
     PROCESS (din) BEGIN
        IF (din(7) = 0) THEN output <= "000";
     ELSIF (din(6)='0') THEN output \leftarrow "100";
     ELSIF (din(5)="0") THEN output \leftarrow "010";
     ELSIF (din(4)='0') THEN output \leftarrow "110";
     ELSIF (din(3)='0') THEN output \leftarrow "001";
     ELSIF (din(2)='0') THEN output \leftarrow "101";
     ELSIF (din(1)="0") THEN output \leftarrow "011";
                         ELSE output <= "111"; END IF;
     END PROCESS ;
END behav:
```

8.5 IF语句概述

表 8-2 8 线-3 线优先编码器真值表 (表中的"x"为任意,类似 VHDL 中的"一"值。)

							•						
			输	λ					输 出				
din0	din1	din2	din3	din4	din5	din6	din7	output0	output1	output2			
X	X	X	X	X	X	X	0	0	0	0			
X	X	X	X	X	X	0	1	1	0	0			
X	x	Х	X	X	0	1	1	0	1	0			
Х	X	Х	Х	0	1	1	1	1	1	0			
Х	X	Х	0	1	1	1	1	0	0	1			
X	x	0	1	1	1	1	1	1	0	1			
х	0	1	1	1	1	1	1	0	1	1			
0	1	1	1	1	1	1	1	1	1	1			

8.6 仿真延时

8.6.1 固有延时

B <= A AFTER 20ns ;--固有延时模型

8.6.2 传输延时

B <= TRANSPORT A AFTER 20 ns;-- 传输延时模型




图 8-9 固有延时输入输出波形




图 8-10 传输延时输入输出波形

8.6.3 仿真 δ

8.7 VHDL的描述风格

8.7.1 RTL描述

8.7.2 行为描述

8.7.3 数据流描述

8.7.4 结构描述

8-1 4X4阵列键盘键信号检测电路设计




图 8-11 4X4 键盘电路




图 8-12 10 芯接口




图 8-13 乐曲演奏电路顶层设计

```
27.500 29.135 36.708 36.448 41.203 38.891 41.203 38.891 41.203 38.891 41.203 38.891 41.203 38.891 42.500 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 55.000 51.913 57.913 55.000 51.913 57.913 55.000 51.913 57.913 55.000 51.913 57.913 57.913 55.000 51.913 57.913 57.913 57.913 57.913 57.913 57.913 57.913 57.913 57.913 57.913 57.913 57.913 57.913 57.913 57.913 57.913 57.913 57.913 57.913 57.913 57.913 57.913 57.913 57.913 57.913 57.913 57.913 57.913 57.913 57.913 57.913 57.913 57.913 57.913 57.913 57.913 57.913 57.913 57.913 57.913 57.913 57.913 57.913 57
```

图 8-14 电子琴音阶基频对照图(单位 Hz)

```
【例 8-15】
  WIDTH = 4; // "梁祝" 乐曲演奏数据
  DEPTH = 256 ; //实际深度 139
  ADDRESS RADIX = DEC ; //地址数据类是十进制
                        //输出数据的类型也是十进制
  DATA RADIX = DEC ;
                        //注意实用文件中要展开以下数据,每一组占一行
  CONTENT BEGIN
00: 3 ; 01: 3 ; 02: 3 ; 03: 3; 04: 5; 05: 5; 06: 5; 07: 6; 08: 8; 09: 8;
10: 8 ; 11: 9 ; 12: 6 ; 13: 8; 14: 5; 15: 5; 16:12; 17: 12;18: 12;19:15;
20:13 ; 21:12 ; 22:10 ; 23:12; 24: 9; 25: 9; 26: 9; 27: 9; 28: 9; 29: 9;
30: 9 ; 31: 0 ; 32: 9 ; 33: 9; 34: 9; 35:10; 36: 7; 37: 7; 38: 6; 39: 6;
40: 5 ; 41: 5 ; 42: 5 ; 43: 6; 44: 8; 45: 8; 46: 9; 47: 9; 48: 3; 49: 3;
50: 8 ; 51: 8 ; 52: 6 ; 53: 5; 54: 6; 55: 8; 56: 5; 57: 5; 58: 5; 59: 5;
60: 5 ; 61: 5 ; 62: 5 ; 63: 5; 64:10; 65:10; 66:10; 67:12; 68: 7; 69: 7;
70: 9 ; 71: 9 ; 72: 6 ; 73: 8; 74: 5; 75: 5; 76: 5; 77: 5; 78: 5; 79: 5;
80: 3; 81: 5; 82: 3; 83: 3; 84: 5; 85: 6; 86: 7; 87: 9; 88: 6; 89: 6;
90: 6; 91: 6; 92: 6; 93: 6; 94: 5; 95: 6; 96: 8; 97: 8; 98: 8; 99: 9;
100:12;101:12 ;102:12 ;103:10;104: 9; 105: 9;106:10;107: 9;108: 8;109: 8;
110: 6;111: 5;112: 3;113: 3;114: 3; 115: 3;116: 8;117: 8;118: 8;119: 8;
120: 6;121: 8;122: 6;123: 5;124: 3; 125: 5;126: 6;127: 8;128: 5;129: 5;
130: 5;131: 5;132: 5;133: 5;134: 5; 135: 5;136: 0;137: 0;138: 0;
END ;
```




图 8-15 In-System Memory Content Editor 对 MUSIC 模块的数据读取

【例 8-16】

```
LIBRARY IEEE;
USE IEEE.STD LOGIC 1164.ALL;
ENTITY F CODE IS
   PORT ( INX : IN STD LOGIC VECTOR (3 DOWNTO 0);
         CODE : OUT STD LOGIC VECTOR (3 DOWNTO 0);
            H : OUT STD LOGIC;
           TO : OUT STD LOGIC VECTOR (10 DOWNTO 0));
END:
ARCHITECTURE one OF F CODE IS
BEGIN
   Search : PROCESS(INX) BEGIN
      CASE INX IS -- 译码电路,查表方式,控制音调的预置数
  WHEN "0000" => To<="11111111111"; CODE<="0000"; H<='0';-- 2047
  WHEN "0001" => To<="01100000101"; CODE<="0001"; H<='0';-- 773;
  WHEN "0010" => To<="01110010000"; CODE<="0010"; H<='0';-- 912;
  WHEN "0011" => To<="10000001100"; CODE<="0011"; H<='0';--1036;
  WHEN "0101" => To<="10010101101"; CODE<="0101"; H<='0';--1197;
  WHEN "0110" => To<="10100001010"; CODE<="0110"; H<='0';--1290;
  WHEN "0111" => To<="101010111100"; CODE<="0111"; H<='0';--1372;
  WHEN "1000" => To<="10110000010"; CODE<="0001"; H<='1';--1410;
  WHEN "1001" => To<="10111001000"; CODE<="0010"; H<='1';--1480;
  WHEN "1010" => To<="11000000110"; CODE<="0011"; H<='1';--1542;
  WHEN "1100" => To<="11001010110"; CODE<="0101"; H<='1';--1622;
  WHEN "1101" => To<="11010000100"; CODE<="0110"; H<='1';--1668;
  WHEN "1111" => To<="11011000000"; CODE<="0001"; H<='1';--1728;
  WHEN OTHERS => To<="111111111111"; CODE<="0000"; H<='0';-- 2047;
  END CASE;
  END PROCESS;
END;
```

8-3 PS2键盘控制模型电子琴电路设计




图 8-16 PS2 键盘控制模型电子琴电路顶层设计

8-3 PS2键盘控制模型电子琴电路设计

表 8-3 PS2 键盘键控与输出码对照表

Key	A	В	С	D	E	:	F	G	Н	Τ	Ι	J	K	L	М	N	1	0	
Data	1C	32	21	23	2	4 :	2B	34	33	T	43	3B	42	4B	3A	3	1	44	
Key	P	Q	R	S	Т	•	U	v	W	T	Х	Y	Z	0	1	2	:	3	
Data	4D	15	2D	1B	20	C :	3C	2A	1D	Τ	22	35	1.8	45	16	11	Ε	26	
Key	4	5	6	7	8		9	,	-	Τ	=	\]	;	,	,			
Data	25	2E	36	3D	31	Ε 4	46	0E	4E	\perp	55	5D	5B	4C	52	4	1	49	
Key	/]	F1	F2	F	3]	F4	F5	F6	Ι	F7	F8	F9	F10	F11	F1	2	KP0	
Data	4A	54	05	06	0	4 ()C	03	0B		83	0A	01	09	78	0	7	70	
Key	KP1	KP	2 KP3	KP4	KI	25 K	P6	KP7	KP8	: 1	KP9	KP.	KP	- KP+	KP/	KI	*	END	
Data	69	72	7A	6B	7	3 ′	74	6C	75		7D	71	7B	79	4.4	7	C	69	
Key	BKS	P	SPACE	TAE	3 (CAPS	I	SHFT	LC.	TRI	LC	:UI	LAL	T RSH	FT	R CTF	I	R CUI	
Data	66		29	0D		58		12	14		1	F	11	59		14		27	
Key	R AI	л	APPS	EN	TER	ER ESC		INS	ERT	Н	OME PG		UP	DELET	E P	G DN	NUM N		
Data	11		2F	5	A	76		70		6C		7	D	71		7A		77	
Key	UARI	ROW	LARI	wos	DA	DARROW		r arr	.ow	OW KPEN		SC	ROLL	PRNT	SC	SCRN		PAUSE	
Data	75	5	61	3		72		74		5A			7E	12	12 7		14		

```
【例 8-17】
library ieee;
use ieee.std logic 1164.all;
use ieee.std logic arith.all;
use ieee.std logic unsigned.all;
entity ps2 PIANO is
port(clk,ps2clk,ps2data: in std logic;
                keycode : out std logic vector(7 downto 0);
    keydown, keyup, dataerror : out std logic);
end ps2 PIANO;
architecture behave of ps2 PIANO is
    signal shiftdata, kbcodereq: std logic vector(7 downto 0);
    signal datacoming, kbclkfall, kbclkreg, parity, isfo : std logic;
    signal cnt : std logic vector(3 downto 0);
 begin
   process(clk) begin
      if rising edge(clk) then kbclkreg<=ps2clk;
          kbclkfall <= kbclkreq and (not ps2clk); end if;
   end process;
   process(clk) begin
       if rising edge(clk) then
           if kbclkfall='1' and datacoming='0' and ps2data='0' then
                datacoming<='1'; cnt<="0000"; parity<='0';
            elsif kbclkfall='1' and datacoming='1' then
```

```
if cnt=9 then
                    if ps2data='1' then datacoming<='0'; dataerror<='0';
                       else dataerror <= '1'; end if;
                            cnt<=cnt+1;
               elsif cnt=8 then
                   if ps2data=parity then dataerror<='0';
                   else dataerror <= '1'; end if;
                        cnt<=cnt+1;
               else shiftdata <= ps2data & shiftdata (7 downto 1);
                  parity<=parity xor ps2data; cnt<=cnt+1; end if;
           end if:
      end if:
    end process;
  process(clk) begin
   if rising edge (clk) then
       if cnt=10 then
           if shiftdata="11110000" then isfo<='1';
             elsif shiftdata /= "11100000" then
                if isfo='1' then keyup<='1'; keycode<=shiftdata;
                    else keydown <= '1'; keycode <= shift data; end if;
               end if:
            else keyup<='0'; keydown<='0'; end if;
     end if:
    end process;
end behave:
```




图 8-17 直流电机驱动控制电路顶层设计

8-4. 直流电机综合测控系统设计

```
LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_UNSIGNED.ALL;
ENTITY SQUI IS

PORT ( CIN,ADR : IN STD_LOGIC_VECTOR(7 DOWNTO 0);

OT : OUT STD_LOGIC );
END SQUI;
ARCHITECTURE BHV OF SQUI IS
BEGIN
PROCESS(CIN) BEGIN
IF (ADR<CIN) THEN OT<='0'; ELSE OT<='1'; END IF;
END PROCESS;
END BHV;
```

8-5 AM幅度调制信号发生器设计




图 8-18 AM 信号发生器 DSP Builder/MATLAB Simulink 模型

8-5 AM幅度调制信号发生器设计




图 8-19 AM 模型仿真波形